MyHDL Python programming option for FPGA
MyHDL is a Python module that brings FPGA programming into the Python environment. [Christopher Felton] tipped us off about a simple tutorial he just finished that gives an overview of how the module...
View ArticleClik here to view.
Editing your FPGA source
[Dave] noted that in a recent poll of FPGA developers, emacs was far and away the most popular VHDL and Verilog editor. There are a few reasons for this – namely, emacs comes with packages for editing...
View ArticleThe Oldland CPU 32-bit FPGA Core
Field Programmable Gate Arrays (FPGAs) let you program any logic you’d like onto a chip. You write your logic using a hardware description language, then flash it to the FPGA. You can even design your...
View ArticleAn Open Source Toolchain For iCE40 FPGAs
FPGAs are great, but open source they are not. All the players in FPGA land have their own proprietary tools for creating bitstream files, and synthesizing the HDL of your choice for any FPGA usually...
View ArticleFPGA Clocks for Software Developers (or Anyone)
It used to be that designing hardware required schematics and designing software required code. Sure, a lot of people could jump back and forth, but it was clearly a different discipline. Today, a lot...
View ArticleCircuit-Level Game Boy: Upping Emulation Ante By Simulating Every Cycle
Usually when writing emulation software for a system like the Game Boy, one makes sure to take as many shortcuts as possible in order to reduce the resources required for the emulation. This has...
View ArticleClik here to view.
Write in PipelineC for FPGAs
The best thing about field-programmable gate arrays (FPGAs), when you have a massively parallel application, is that everything runs in parallel. The worst thing about FPGAs, when you need a lot of...
View ArticleClik here to view.
Al Williams Tells All in the Logic Simulation Hack Chat
The list of requirements for hosting one of our weekly Hack Chats is pretty short: you’ve got to be knowledgeable, passionate, and above all else, willing to put those two quantities on display for a...
View ArticleClik here to view.
Exploiting Hardware-Level Parallelism in the Manticore Hardware-Accelerated...
Before a chip design is turned from a hardware design language (HDL) like VHDL or Verilog into physical hardware, testing and validating the design is an essential step. Yet simulating a HDL design is...
View Article
